

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G09G 3/36	A1	(11) International Publication Number: WO 97/05596 (43) International Publication Date: 13 February 1997 (13.02.97)
--	----	---

(21) International Application Number: PCT/CA95/00450

(22) International Filing Date: 28 July 1995 (28.07.95)

(71) Applicant (for all designated States except US): LITTON
SYSTEMS CANADA LIMITED [CA/CA]; 25 Cityview
Drive, Rexdale, Ontario M9W 5A7 (CA).

(72) Inventor; and

(75) Inventor/Applicant (for US only): RUTA, Ronald [CA/CA];
3569 Bluestream Drive, Mississauga, Ontario L4Y 3S5
(CA).


(74) Agent: PERRY, Stephen, J.; Sim & McBurney, 330 University
Avenue, Suite 701, Toronto, Ontario M5G 1R7 (CA).

(81) Designated States: CA, JP, US, European patent (AT, BE, CH,
DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: INTEGRATED ANALOG SOURCE DRIVER FOR ACTIVE MATRIX LIQUID CRYSTAL DISPLAY



(57) Abstract

A source driver for an active matrix liquid crystal display, comprising a sample-and-hold circuit for sampling successive lines of an input video signal, a source follower for applying successive lines of the input video signal sampled by the sample-and-hold circuit to successive source lines of the active matrix crystal display, the source follower being characterized by a predetermined threshold voltage; a reset circuit for resetting the successive source lines after respective ones of the successive lines of the input video signal; and an autozero circuit for cancelling the threshold voltage from the video signal so that variations in the threshold voltage do not affect the video signal applied to the successive source lines.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

INTEGRATED ANALOG SOURCE DRIVER FOR ACTIVE MATRIX LIQUID CRYSTAL DISPLAY**Field of the Invention**

5 This invention relates generally to active-matrix liquid crystal displays (AMLCDs), and more particularly to an analog source driver integrated directly on an AMLCD.

Background of the Invention

10

Silicon integrated circuits are well known in the art for driving LCDs. Prior art drivers which are fabricated separately from the LCD may be manufactured with transistor characteristics which can be matched reasonably well, and operational amplifier type feedback circuitry can be used to reduce the gain and offset variations
15 between channels.

It is also known in the prior art to incorporate drivers for AMLCDs directly on the LCD glass. Integral drivers have been designed in an effort to eliminate expensive prior art separate driver integrated circuits (ICs) and unreliable edge
20 interconnections between the drivers and AMLCDs, thereby reducing overall system cost and size of the optical heads incorporating the AMLCDs.

However, it is not a simple matter to design such integrated drivers since it is difficult to manufacture TFT operational amplifiers as the output stages would be
25 required to consist of plural TFTs connected in series across the power rails. It would not be possible to prevent all of the series pairs of TFTs on such an integrated driver from conducting simultaneously. This would result in non-uniformity and poor performance in some cases would short circuit the power supply.

30 There have been several approaches suggested in the prior art for the design of integrated TFT (Thin Film Transistor) gate drivers. A gate driver functions basically as a shift register. Consequently, prior art integrated gate drivers have been designed using drain clocking circuitry for achieving low power dissipation in NMOS

CdSe TFTs comparable to that normally associated with CMOS devices. One such prior art driver is set forth in an article of Schleupen, K., et al. entitled "An Integrated 4-bit Gray-Scale Column Driver for TV AMLCDs", 1994 SID Digest (Society for Information Display).

5

However, there has been less progress in the prior art toward a consensus on the design of TFT source drivers for AMLCDs. Indeed, there are presently two distinct approaches to the design of source drivers: digital and analog. Existing digital source drivers are known for providing multiple bit outputs (eg. a 4 bit digital driver can be implemented using four large capacitors and 21 TFTs), which are sufficient for low amplitude resolution applications such as aircraft instruments or simple on/off checklist displays. Although digital drivers are expandable to a larger number of bits, the device size approximately doubles for each added bit. By way of contrast, a single analog driver can be designed which is suitable for any size of display. Such a design should utilize no resistors, should be capable of implementation in NMOS enhancement mode and must be compatible with the active matrix TFTs (ie. identical thickness of semiconductor material).

A source driver comprises three basic functional blocks: an input video multiplexer, a storage device, and an output drive stage. The input video multiplexer and storage device may be connected in series or may effectively be connected in parallel if a double buffered sample-and-hold (S/H) is provided.

In the parallel embodiment, two or more S/Hs per output line, requiring one TFT per S/H, are addressed for writing on alternate lines and reading on other lines in accordance with the display pixel format and the video input format. The output of the S/Hs are multiplexed onto one output driver by additional TFTs, one per S/H, requiring four TFTs for the minimum implementation.

For the series embodiment, the input S/Hs are loaded in succession after which the stored data is loaded broadside into another parallel S/H which functions as an analog register. The series embodiment reduces the device input capacitance

and only requires two TFTs for the minimum implementation but reduces the voltage to the driver since the charge on the first S/H must also drive the second S/H without amplification. The second TFT must be characterized by a low resistance for transferring the charge in a short deadtime between switching since the first row of

5 TFTs cannot be permitted to receive signal again until the transfer has been completed. The capacitors in the series S/H topology need only be of sufficient size to provide drive current for the duration of one line since that is all the storage time that is needed. However, the presence of two series stages tends to increase the switching noise. The double-buffered S/H needs twice the capacitance since data

10 loaded at the beginning of one line must be retained through the end of the next line.

The design of the output drive stage must take into consideration a number of criteria and limitations dictated by the requirements for integration with the display. An essential feature of the output driver stage is that it must provide accurate output

15 for any load while remaining independent of TFT threshold voltage.

Digital and analog drivers have been proposed which use a capacitive output drive. However, these prior art designs are non-scalable to different direct-view applications since the output capacitor must be much larger than the combined

20 capacitance of the source line and pixel capacitance (with one line of array TFTs on). Therefore, these prior art source drivers are restricted to use with very small displays for either projection or helmet-size direct viewing.

Summary of the Invention

25

According to the present invention, an integrated analog source driver is provided which may be implemented using a minimal number of TFTs and capacitors (14 NMOS TFTs and 3 capacitors in the preferred embodiment), and no resistors or other types of devices. The integrated analog source driver of the present invention

30 may be fabricated concurrently with the active matrix devices of a display, without requiring any additional process steps. The output impedance of the inventive integrated analog source driver is low enough to drive a broad selection of displays

ranging from projection/helmet displays to workstation displays. . According to the present invention, the driver characteristics are made independent of TFT characteristics through the use of a novel circuit architecture.

5 The integrated analog source driver of the preferred embodiment has two S/H stages, one being connected to the true analog video signal containing standard RGB-type information, etc., and the other being connected to the inverted analog video signal. Adjacent video lines are connected to opposite polarity video signals, and are switched after each line in such a way that the polarity of the video may be made to
10 alternate in both row and column directions in the manner of a checkerboard, to minimize the DC signal component tending to dissociate the LCD fluid and polarize the alignment layer (although alternatives to the checkerboard polarity method may be utilized such as row inversion, column inversion, frame inversion, etc.). This alternation is further reversed every frame. The two S/H outputs per source driver
15 are multiplexed onto the gate of a source follower TFT such that while one S/H is driving the output stage with the signal for the current line, the other S/H is acquiring the signal for the next line. The output stage is a source follower which drives one active matrix source line and is the top TFT in a totem-pole output stage. The bottom device of the totem pole is a reset TFT whose drain is also connected to the
20 output source line. The source follower and reset TFTs are prevented from conducting current at the same time by switching off the source follower either by a second gate or by removing its supply voltage while the reset TFT is conducting.

 An autozero circuit is connected to the output stage for cancelling the effect
25 of TFT threshold voltage on the output source follower TFT. The autozero circuit operates such that the output voltage is driven to the signal level and then reset to the most negative voltage after the active matrix is disabled (by driving all matrix gates to the inactive state). The source follower gate is then grounded and the output voltage at the source line is stored on a capacitor whose other terminal is grounded.
30 The voltage on this capacitor is reversed by grounding the opposite side and this voltage is then placed in series with the S/H capacitor which is currently driving the output. The output is reset again and then the S/H gate signal is connected in series

with the autozero value in the capacitor. This combined signal is applied to drive the source follower for the next line. Autozeroing in this fashion counteracts the offset of the output source follower TFT so that variations in the threshold voltage of the TFT do not affect the output. Since the gain in a follower stage is slightly less than unity, regardless of TFT variations, no gain calibration is required.

Brief Introduction to the Drawings

A detailed description of the preferred embodiment is provided herein below with reference to the drawings, in which:

Figure 1 is a schematic diagram of an integrated analog source driver according to the present invention; and

Figure 2 is a timing diagram showing sequence of operation of the elements of the driver shown in Figure 1.

Detailed Description of the Preferred Embodiment

The integrated analog source driver shown in Figure 1 uses a double-buffered input S/H (Q1, C1 and Q3, C2) driven by a shift register (not shown, but being of well known design). The shift register generates the Q1 and Q3 gating signals shown in Figure 2. When either one of the TFTs Q1 or Q3 is conducting, the corresponding one of the analog video signals (+ VIDEO, - VIDEO) is sampled via the associated storage capacitor C1 or C2. However, in order to sample the signals onto C1 or C2, TFTs Q11 or Q12, respectively, must be conducting so as to ground the lower terminal of the capacitors. The double-buffered S/H outputs are multiplexed to the driver stage (Q14 and Q15) by two TFTs Q2 and Q4, in accordance with the timing signals for Q2 and Q4 as shown in Figure 2. A reset TFT Q13 is required to reset the output signal in the presence of large pixel capacitance on the output (SOURCE LINE).

The stored charge on C1 or C2 must have added to it a further charge equal to the threshold voltage (V_t) of the source follower Q14 to cancel the effects of the threshold voltage, and thereby eliminate threshold dependent non-uniformities superimposed on the signal applied to the SOURCE LINE which would otherwise occur. Therefore, as discussed in greater detail below, an autozero circuit is incorporated for biasing capacitors C1 and C2 via series connected capacitor C3 with a sufficient charge to cancel the TFT threshold voltage (V_t) of the source follower TFT Q14.

Thus, as shown in Figure 2, there are four operational phases per video line. First, the true (or inverted) video signal is applied to the SOURCE LINE (denoted as LINE O/P in Figure 2). The gates of the AMLCD TFT array switch on and off in the usual manner for the duration of the LINE O/P, for generating the required video signal via the array pixel electrodes (not shown) which are connected to the SOURCE LINE.

Next, a first reset (denoted as RST in Figure 2) is performed, followed by the aforementioned autozero function (AZ in Figure 2), and finally a second short reset (RST) is performed, as discussed in greater detail below.

The double-buffered input S/H design reduces insertion loss and input voltage requirements, and permits line-by-line video inversion without extra switching. Pixel-by-pixel inversion is effected by driving the alternate S/Hs in the same row by antiphase video sources (+ VIDEO and - VIDEO). No external inversion is required.

As indicated above, the driver stage comprises a source follower TFT (Q14), shown in Figure 1 with an upper cascode gate (Q15) which is used for switching only. As an alternative, two separate TFTs Q14 and Q15 may be used, or the V^+ supply may be gated externally without requiring TFT Q15. Also, as discussed above, a reset TFT (Q13) is connected to the output (SOURCE LINE) to pull down the output line voltage to a minimum voltage (V^-) before and after autozero capacitor

C3 is charged. The first and second resets occur during the "deadtime" between LINE O/P phases, and must be able to discharge the SOURCE LINE capacitance (typically several hundred pF). Since each pixel of the AMLCD is driven by a video signal of opposite polarity to the one above (or before) it, it is possible for a maximum signal voltage to be followed by a minimum voltage. Therefore, the first reset must be of sufficient duration to permit the SOURCE LINE capacitance to be discharged. The second reset (after autozero) is only half as long as the first reset since the SOURCE LINE voltage is below ground voltage after autozeroing. Since the design includes no resistors, the capacitive load is reset to the negative rail (V^-), and after RST signal is released, the source follower drives the output (SOURCE LINE) to the sampled signal level.

The autozero circuit shown in Figure 1 uses eight TFTs (Q5, Q6, Q7, Q8, Q9, Q10, Q11 and Q12) and one capacitor (C3). In operation, the driver input is grounded by switching TFT Q5 on with an autozero (AZ) signal. In response, the output voltage (which is negative and approximately equal in magnitude to the TFT threshold voltage V_t) is stored on capacitor C3 as a result of the AZ signal also switching TFTs Q7 and Q8 on while the unzero signal (UNZ) maintains TFT Q6 off and logic low gate signals maintain TFTs Q9 and Q10 in the off state. Accordingly, the polarity of the stored voltage is such that the capacitor plate connected to Q6 and Q7 is negative relative the plate connected to Q8, Q9 and Q10. Capacitor C3 is then electrically disconnected by switching off Q7 and Q8 (falling edge of AZ). Capacitor C3 is then electrically reconnected to the circuit by switching on TFT Q6 (rising edge of UNZ) and one of either Q9 or Q10 (in Figure 2, Q9 is shown being switched on). The plate connected to Q6 and Q7 remains electrically negative relative to the plate connected to Q8, Q9 and Q10, but is electrically connected in such a way that the threshold voltage V_t is added rather than subtracted from the signal stored on C1 or C2. Since the gain of the source follower is approximately unity, when voltage is inverted and placed on the gate of follower transistor Q14 by TFT Q6 and one of TFTs Q9 or Q10, it drives the output (SOURCE LINE) to zero volts regardless of the actual value of V_t .

As can be seen from Figure 2, the switching required to operate the driver of the present invention is somewhat complex since the basic video S/H circuitry requires four TFTs (Q1, Q2, Q3 and Q4) plus one transistor (Q5) to ground the gate of source follower TFT Q14, and double-throw switching of the bottom terminals of S/H capacitors C1 and C2 between ground and the autozero capacitor C3 through Q9, Q10, Q11 and Q12. Each side of the double buffer input must be connected separately to the autozero capacitor C3 since when one of C1 or C2 is connected to the autozero capacitor C3 the other S/H capacitor must be grounded to store the input video signal. The TFTs (Q5 - Q12) and capacitor C3 used for autozeroing are preferably the same (small) size as the S/H TFTs and capacitors.

The total parts count of 14 (or 15) TFTs and 3 capacitors for implementing the all-purpose analog driver of Figure 1 compares favourably with the 21 TFTs and 8 capacitors used in the prior art 4-bit non-scalable switched-capacitor driver described in the article of Schleupen, K., et al., discussed above. It should be noted that this parts count does not include the TFTs used in the shift register (not shown) for addressing the S/H inputs nor the gates (not shown) used to generate the Q1 and Q3 switching waveforms. Depending on the structure of the input S/H circuits (there may be more than two S/H circuits per channel), a S/H circuit fed by the video signal of either polarity must be activated for each input. Which input S/H circuit is activated depends on the polarity of the signal to be applied to the output. In the embodiment shown, either Q1 or Q3 would be selected. Accordingly, this may be effected by using a pair of shift registers with output gating that selects which one of Q1 or Q3 will be switched on. This selection logic would require the sampling pulses to be demultiplexed either at the shift register output or by the use of cascode TFTs as input sampling devices. The former is preferable since gating at the shift register output does not degrade signal integrity whereas double-gate devices for Q1 and Q3 would likely inject extra switching noise. The shift register and the additional switching gates are not shown because they form part of the prior art, they are ancillary to and do not form a part of the actual circuit of the invention as set forth in the claims below.

In summary, the integrated analog source driver of the present invention overcomes the advantages of prior art p-Si and CdSe integrated source driver designs which use capacitive drives and which are only suitable for small displays, by providing a driver which is suitable as a "one-size-fits-all" solution for any size of display. It is believed to be hitherto unknown in the art to use autozeroing as a means of obtaining linear current amplification with independence from TFT threshold characteristics. Furthermore, the driver is processed (ie. fabricated) concurrently with the array TFTs and therefore requires no new processes or extra processing steps and current amplification is provided. The small number of circuit elements (TFTs and capacitors - no resistors) allows the driver of the present invention to be made smaller than existing drivers for use with small pixel pitches, which is an important commercial consideration for high-resolution helmet and projection display applications. The output impedance of the integrated driver of the present invention is sufficiently low to drive the source line capacitance of a large display panel, and the driver input impedance is high. The driver speed is compatible with video inputs. For wideband video, a plurality of separate inputs may be provided to reduce bandwidth requirements. Also, video inversion may be effected in a straightforward manner

Other embodiments and variations of the invention are possible. For example, the input circuitry may be made according to a variety of designs to suit different input and pixel arrangements and polarity schemes. Also, the driver can be fabricated from a number of suitable semiconductor materials, such as amorphous silicon, polycrystalline silicon, single-crystal silicon, gallium arsenide, germanium-silicon as well as cadmium selenide. All such alternative embodiments and variations are believed to be within the scope of the present invention having regard to the claims appended hereto.

I CLAIM:

1. A source driver for an active matrix liquid crystal display, comprising:
 - a) a sample-and-hold circuit for sampling successive lines of an input video signal;
 - 5 b) a source follower for applying said successive lines of said input video signal sampled by said sample-and-hold circuit to successive source lines of said active matrix crystal display, said source follower being characterized by a predetermined threshold voltage;
 - c) a reset circuit for resetting said successive source lines after respective ones
 - 10 of said successive lines of said input video signal; and
 - d) an autozero circuit for cancelling said threshold voltage from said video signal so that variations in the threshold voltage do not affect the video signal applied to said successive source lines.
- 15 2. The source driver of claim 1, wherein said sample-and-hold circuit further comprises a first sample-and-hold stage for receiving said video signal and a second sample-and-hold stage connected in parallel with said first sample-and-hold stage for receiving an inverted version of said video signal, said first sample-and-hold stage being addressed for sampling alternate ones of said lines of video signal and said
- 20 second sample-and-hold stage being addressed for sampling intermediate alternate ones of said lines of video signal.
3. The source driver of claim 2, further comprising a multiplexer for applying the opposite polarity video signals sampled by said sample-and-hold circuit to said
- 25 source follower such that the polarity of the video signal alternates in both row and column directions of said active matrix liquid crystal display in the manner of a checkerboard.
4. The source driver of claim 3, wherein said first sample-and-hold stage comprises
- 30 a first capacitor and a first pair of switching transistors connected to opposite terminals of said first capacitor for gating said video signal into said first capacitor, and said second sample-and-hold stage comprises a second capacitor and a second pair


of switching transistors connected to opposite terminals of said second capacitor for gating said inverted version of said video signal into said second capacitor.

5 5. The source driver of claim 4, wherein said multiplexer comprises a first additional switching transistor for gating said alternate ones of said lines of video signal stored on said first capacitor to said source follower while said second sample-and-hold stage samples said intermediate alternate ones of said lines of video signal, and a second additional switching transistor for gating said intermediate alternate ones of said lines of video signal stored on said second capacitor to said source follower
10 while said first sample-and-hold stage samples said alternate ones of said lines of video signal.

6. The source driver of claim 5, wherein said source follower further comprises a linear transistor having a signal input connected to said first and second additional switching transistors, a first signal terminal connected to a source of positive voltage supply and a second signal terminal connected to said source lines.
15

7. The source driver of claim 6, wherein said reset circuit further comprises a third additional switching transistor connected in totem pole configuration between
20 said linear transistor and a source of negative voltage supply.

8. The source driver of claim 7, wherein said autozero circuit further comprises a fourth additional switching transistor for grounding said signal input of said linear transistor, fifth and sixth additional switching transistors connected to first and second
25 terminals of a third capacitor for storing the output voltage on said source lines on said third capacitor, said output voltage being equivalent to said threshold voltage, a seventh switching transistor connected to said first terminal of said third capacitor and eighth and ninth switching transistors each connected to the second terminal of said third capacitor and respectively to said first capacitor and said second capacitor for
30 connecting said third capacitor in series with respective ones of said first and second capacitors thereby cancelling said threshold voltage.



2 / 2




FIG.2

INTERNATIONAL SEARCH REPORT

International Application No
PCT/CA 95/00450

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 G09G3/36		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 6 G09G		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	FR,A,2 698 202 (A.LELAH) 20 May 1994 see Abstract see page 25, line 24 - page 28, line 20; figures 2,10,11	1 2,3
Y A	--- EP,A,0 586 155 (SHARP K.K.) 9 March 1994 see Abstract see column 16, line 7 - column 19, line 51; figures 1,10-12	2,3 5-7
A	--- EP,A,0 477 100 (FRANCE TELECOM) 25 March 1992 see Abstract see column 4, line 2 - column 5, line 40; figures 2,3 --- <div style="text-align: center;">-/--</div>	1
<div style="display: flex; justify-content: space-between;"> <input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex. </div>		
* Special categories of cited documents :		
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>*A* document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search <div style="text-align: center; font-weight: bold;">4 April 1996</div>		Date of mailing of the international search report <div style="text-align: center; font-weight: bold;">22.04.96</div>
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax (+31-70) 340-3016		Authorized officer <div style="text-align: center; font-weight: bold;">Corsi, F</div>

INTERNATIONAL SEARCH REPORT

Inter- national Application No
PCT/CA 95/00450

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 17 no. 703 (P-1666) ,22 December 1993 & JP,A,05 241126 (CANON INC.) 21 September 1993, ---	1,6
A	PATENT ABSTRACTS OF JAPAN vol. 18 no. 100 (P-1695) ,17 February 1994 & JP,A,05 297830 (FUJITSU LTD.) 12 November 1993, see abstract -----	4,8

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/CA 95/00450

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR-A-2698202	20-05-94	EP-A- 0606785 JP-A- 6214531	20-07-94 05-08-94
EP-A-586155	09-03-94	JP-A- 6118912 JP-A- 6067151 JP-A- 6067152	28-04-94 11-03-94 11-03-94
EP-A-477100	25-03-92	FR-A- 2667188 DE-D- 69105432 DE-T- 69105432 JP-A- 5150217 US-A- 5252956	27-03-92 12-01-95 14-06-95 18-06-93 12-10-93